View MAX6965_1697881.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

general description the MAX6965 i 2 c-compatible serial interfaced periph- eral provides microprocessors with nine additional out- put ports. each output is an open-drain current-sinking output rated to 50ma at 7v. all outputs are capable of driving leds, or providing logic outputs with external resistive pullup up to 7v. eight-bit pwm current control is also integrated. four of the bits are global control and apply to all led outputs to provide coarse adjustment of current from fully off to fully on with 14 intensity steps. additionally each output then has an individual 4-bit control, which further divides the globally set current into 16 more steps. alternatively, the current control can be configured as a single 8-bit control that sets all outputs at once. each output has independent blink timing with two blink phases. leds can be individually set to be either on or off during either blink phase, or to ignore the blink control. the blink period is controlled by an external clock (up to 1khz) on blink or by a register. the blink input can also be used as a logic control to turn the leds on and off, or as a general-purpose input (gpi). the MAX6965 is controlled through a 2-wire i 2 c serial interface, and can be configured to one of four i 2 c addresses. applications features 400kbps, 2-wire serial interface, 5.5v tolerant 2v to 3.6v operation overall 8-bit pwm led intensity control global 16-step intensity control plus individual 16-step intensity controls two-phase led blinking high port output current?ach port 50ma (max) rst input clears the serial interface and restores power-up default state outputs are 7v-rated open drain low standby current (1.2? (typ), 3.3? (max)) tiny 3mm x 3mm, thin qfn package -40? to +125? temperature range MAX6965 9-output led driver with intensity control ________________________________________________________________ maxim integrated products 1 16 1 2 3 4 12 11 10 9 15 14 13 5678 rst blink v+ sda scl o8 o7 o6 o0 o1 o2 o3 gnd o4 o5 ad0 top view MAX6965ate qfn pin configurations MAX6965 o0 o1 o2 o3 o4 o5 v+ 3.3v c sda scl sda i/o i/o ad0 6v o6 o7 o8 scl relay relay gnd 7v 0.047 f rst blink relay typical application circuit 19-3058; rev 0; 10/03 for pricing, delivery, and ordering information, please contact maxim/dallas direct! at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. ordering information part temp range pin-package top mark MAX6965ate -40 c to +125 c 16 thin qfn 3mm x 3mm x 0.8mm aaw MAX6965aee -40 c to +125 c 16 qsop pin configurations continued at end of data sheet. lcd backlights led status indication keypad backlights rgb led drivers purchase of i 2 c components of maxim integrated products, inc., or one of its sublicensed associated companies, conveys a license under the philips i 2 c patent rights to use these compo- nents in an i 2 c system, provided that the system conforms to the i 2 c standard specification as defined by philips.
MAX6965 9-output led driver with intensity control 2 _______________________________________________________________________________________ absolute maximum ratings stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. voltage (with respect to gnd) v+ .............................................................................-0.3v to +4v scl, sda, ad0, blink, rst ...................................-0.3v to +6v o0 o8 ......................................................................-0.3v to +8v dc current on o0 to o8 .....................................................55ma dc current on sda.............................................................10ma maximum gnd current ....................................................190ma continuous power dissipation (t a = +70 c) 16-pin qsop (derate 8.3mw/ c over +70 c)..............666mw 16-pin qfn (derate 14.7mw/ c over +70 c) ............1176mw operating temperature range (t min to t max ) ...-40 c to +125 c junction temperature ......................................................+150 c storage temperature range .............................-65 c to +150 c lead temperature (soldering, 10s) .................................+300 c electrical characteristics (typical operating circuit, v+ = 2v to 3.6v, t a = t min to t max , unless otherwise noted. typical values are at v+ = 3.3v, t a = +25 c.) (note 1) parameter symbol conditions min typ max units operating supply voltage v+ 2.0 3.6 v output load external supply voltage v ext 07v t a = +25 c 1.2 2.3 t a = -40 c to +85 c 2.6 standby current (interface idle, pwm disabled) i + s c l and s d a at v + ; other d i g i tal i np uts at v + or gn d ; p wm i ntensi ty contr ol d i sab l ed t a = t min to t max 3.3 a t a = +25 c 7 12.1 t a = -40 c to +85 c 13.3 supply current (interface idle, pwm enabled) i + s c l and s d a at v + ; other d i g i tal i np uts at v + or gn d ; p wm i ntensi ty contr ol enab l ed t a = t min to t max 14.4 a t a = +25 c4076 t a = -40 c to +85 c78 supply current (interface running, pwm disabled) i + f scl = 400khz; other digital inputs at v+ or gnd; pwm intensity control disabled t a = t min to t max 80 a t a = +25 c 51 110 t a = -40 c to +85 c 117 supply current (interface running, pwm enabled) i + f scl = 400khz; other digital inputs at v+ or gnd; pwm intensity control enabled t a = t min to t max 122 a input high voltage sda, scl, ad0, blink, rst v ih 0.7 ? v+ v input low voltage sda, scl, ad0, blink, rst v il 0.3 ? v+ v input leakage current sda, scl, ad0, blink, rst i ih , i il 0 input voltage 5.5v -0.2 +0.2 a input capacitance sda, scl, ad0, blink, rst 8pf
MAX6965 9-output led driver with intensity control _______________________________________________________________________________________ 3 electrical characteristics (continued) (typical operating circuit, v+ = 2v to 3.6v, t a = t min to t max , unless otherwise noted. typical values are at v+ = 3.3v, t a = + 25 c.) (note 1) parameter symbol conditions min typ max units t a = +25 c 0.15 0.25 t a = -40 c to +85 c 0.29 v+ = 2v, i sink = 20ma t a = t min to t max 0.31 t a = +25 c 0.13 0.22 t a = -40 c to +85 c 0.25 v+ = 2.5v, i sink = 20ma t a = t min to t max 0.27 t a = +25 c 0.12 0.22 t a = -40 c to +85 c 0.23 output low voltage o0 o8 v ol v+ = 3.3v, i sink = 20ma t a = t min to t max 0.25 v output low-voltage sda v olsda i sink = 6ma 0.4 v pwm clock frequency f pwm 32 khz timing characteristics (typical operating circuit, v+ = 2v to 3.6v, t a = t min to t max , unless otherwise noted. typical values are at v+ = 3.3v, t a = +25 c.) (note 1) parameter symbol conditions min typ max units serial clock frequency f scl 400 khz bus free time between a stop and a start condition t buf 1.3 s hold time, repeated start condition t hd , sta 0.6 s repeated start condition setup time t su , sta 0.6 s stop condition setup time t su , sto 0.6 s data hold time t hd , dat (note 2) 0.9 s data setup time t su , dat 180 ns scl clock low period t low 1.3 s scl clock high period t high 0.7 s rise time of both sda and scl signals, receiving t r (notes 3, 4) 20 + 0.1c b 300 ns fall time of both sda and scl signals, receiving t f (notes 3, 4) 20 + 0.1c b 300 ns fall time of sda transmitting t f.tx (notes 3, 5) 20 + 0.1c b 250 ns pulse width of spike suppressed t sp (note 6) 50 ns capacitive load for each bus line c b (note 3) 400 pf
MAX6965 9-output led driver with intensity control 4 _______________________________________________________________________________________ port output low voltage with 50ma load current vs. temperature port output low voltage v ol (v) 0.1 0.2 0.3 0.4 0.5 0.6 0 MAX6965 toc04 temperature ( c) 110 95 65 80 -10 5 20 35 50 -25 -40 125 v+ = 3.6v v+ = 2.7v v+ = 2v port output low voltage with 20ma load current vs. temperature MAX6965 toc05 temperature ( c) port output low voltage v ol (v) 110 95 80 65 50 35 20 5 -10 -25 0.1 0.2 0.3 0.4 0.5 0.6 0 -40 125 all outputs loaded v+ = 3.6v v+ = 2.7v v+ = 2v pwm clock frequency vs. temperature MAX6965 toc06 temperature ( c) pwm clock frequency 110 95 80 65 50 35 20 5 -10 -25 0.925 0.950 0.975 1.000 1.025 1.050 0.900 -40 125 v+ = 3.6v v+ = 2v v+ = 2.7v normalized to v+ = 3.3v, t a = +25 c standby current vs. temperature MAX6965 toc01 temperature ( c) standby current ( a) 110 95 65 80 -10 5 20 35 50 -25 1 2 3 4 5 6 7 8 9 10 0 -40 125 v+ = 3.6v pwm enabled v+ = 2.7v pwm enabled v+ = 2v pwm disabled v+ = 2.7v pwm disabled v+ = 3.6v pwm disabled v+ = 2v pwm enabled supply current vs. temperature (pwm disabled; f scl = 400khz) MAX6965 toc02 temperature ( c) supply current ( a) 110 95 65 80 -10 5 20 35 50 -25 10 20 30 40 50 60 70 0 -40 125 v+ = 3.6v v+ = 2.7v v+ = 2v 5 10 15 20 25 30 35 40 45 50 55 60 65 70 0 supply current vs. temperature (pwm enabled; f scl = 400khz) MAX6965 toc03 temperature ( c) supply current ( a) 110 95 65 80 -10 5 20 35 50 -25 -40 125 v+ = 3.6v v+ = 2.7v v+ = 2v __________________________________________typical operating characteristics (t a = +25 c, unless otherwise noted.) timing characteristics (continued) (typical operating circuit, v+ = 2v to 3.6v, t a = t min to t max , unless otherwise noted. typical values are at v+ = 3.3v, t a = +25 c.) (note 1) parameter symbol conditions min typ max units rst pulse width t w 1s output data valid t dv figure 10 5 s note 1: all parameters tested at t a = +25 c. specifications over temperature are guaranteed by design. note 2: a master device must provide a hold time of at least 300ns for the sda signal (referred to v il of the scl signal) to bridge the undefined region of scl s falling edge. note 3: guaranteed by design. note 4: c b = total capacitance of one bus line in pf. t r and t f measured between 0.3 x v dd and 0.7 x v dd . note 5: i sink 6ma. c b = total capacitance of one bus line in pf. t r and t f measured between 0.3 x v dd and 0.7 x v dd . note 6: input filters on the sda and scl inputs suppress noise spikes less than 50ns.
MAX6965 9-output led driver with intensity control _______________________________________________________________________________________ 5 scope shot of two output ports MAX6965 toc07 2ms/div output 1 2v/div output 2 2v/div master intensity set to 1/15 output 1 individual intensity set to 1/16 output 2 individual intensity set to 15/16 scope shot of two output ports MAX6965 toc08 2ms/div output 1 2v/div output 2 2v/div output 1 individual intensity set to 1/16 master intensity set to 14/15 output 2 individual intensity set to 14/15 sink current vs. v ol MAX6965 toc09 sink current (ma) v ol (v) 45 40 35 30 25 20 15 10 5 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0 050 v+ = 3.3v v+ = 3.6v v+ = 2v v+ = 2.7v only one output loaded typical operating characteristics (continued) (t a = +25 c, unless otherwise noted.) pin qsop qfn name function 1 15 blink input port. configurable as blink control or general-purpose input. 216 rst reset input. active low clears the 2-wire interface and puts the device in same condition as power-up reset. 3 1 ad0 address input. sets device slave address. connect to either gnd, v+, scl, or sda to give 4 logic combinations. see table 1. 4 7, 9 13 2 5, 7 11 o0 o8 output ports. o0 o8 are open-drain outputs rated at 7v, 50ma. 8 6 gnd ground. do not sink more than 190ma into the gnd pin. 14 12 scl i 2 c-compatible serial clock input 15 13 sda i 2 c-compatible serial data i/o 16 14 v+ positive supply voltage. bypass v+ to gnd with a 0.047f ceramic capacitor pad exposed pad exposed pad on packaged underside. connect to gnd. pin description
MAX6965 functional overview the MAX6965 is a general-purpose output (gpo) peripheral that provides nine output ports, o0 o8, con- trolled through an i 2 c-compatible serial interface. all out- puts sink loads up to 50ma connected to external supplies up to 7v, independent of the MAX6965 s supply voltage. the MAX6965 is rated for a ground current of 190ma, allowing all nine outputs to sink 20ma at the same time. figure 1 shows the output structure of the MAX6965. the outputs default to logic high (high imped- ance unless external pullup resistors are used) on power-up. output control and led blinking the blink phase 0 register sets the output logic levels of the 8 outputs o0 o7 (table 6). this register controls the port outputs if the blink function is disabled. a dupli- cate register, the blink phase 1 register, is also used if the blink function is enabled (table 7). in blink mode, the outputs can be flipped between using the blink phase 0 register, and the blink phase 1 register using hardware control (the blink input) and/or software control (the blink flip flag in the configuration register) (table 4). the 9th output, o8, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other eight outputs (table 4). the logic level of the blink input may be read back through the blink status bit in the configuration register (table 4). the blink input, therefore, may be used as a general-purpose logic input (gpi port) if the blink function is not required. pwm intensity control the MAX6965 includes an internal oscillator, nominally 32khz, to generate pwm timing for led intensity con- trol. pwm intensity control can be enabled on an out- put-by-output basis, allowing the MAX6965 to provide any mix of pwm led drives and glitch-free logic out- puts (table 8). pwm can be disabled entirely, in which case all outputs are static and the MAX6965 operating current is lowest because the internal oscillator is turned off. pwm intensity control uses a 4-bit master control and 4 bits of individual control per output (tables 11 and 12). the 4-bit master control provides 16 levels of overall intensity control, which applies to all pwm-enabled out- puts. the master control sets the maximum pulse width from 1/15 to 15/15 of the pwm time period. the individ- ual settings comprise a 4-bit number, further reducing the duty cycle to be from 1/16 to 15/16 of the time win- dow set by the master control. for applications requiring the same pwm setting for all output ports, a single global pwm control can be used instead of all the individual controls to simplify the con- trol software and provide 240 steps of intensity control (tables 8 and 11). 9-output led driver with intensity control 6 _______________________________________________________________________________________ figure 1. simplified schematic of i/o ports data from shift register write pulse d c k q q ff output port register i/o pin gnd q2 output port register data figure 2. 2-wire serial interface timing details scl sda t r t f t buf start condition stop condition repeated start condition start condition t su,sto t hd,sta t su,sta t hd,dat t su,dat t low t high t hd,sta
user ram the MAX6965 includes a register byte, which is avail- able as general-user ram (table 2). this byte is reset to the value 0xff on power-up and when the rst input is taken low (table 3). standby mode when the serial interface is idle and the pwm intensity control is unused, the MAX6965 automatically enters standby mode. if the pwm intensity control is used, the operating current is slightly higher because the internal pwm oscillator is running. when the serial interface is active, the operating current also increases because the MAX6965, like all i 2 c slaves, has to monitor every transmission. serial interface serial addressing the MAX6965 operates as a slave that sends and receives data through an i 2 c-compatible 2-wire inter- face. the interface uses a serial data line (sda) and a serial clock line (scl) to achieve bidirectional commu- nication between master(s) and slave(s). a master (typ- ically a microcontroller) initiates all data transfers to and from the MAX6965 and generates the scl clock that synchronizes the data transfer (figure 2). the MAX6965 sda line operates as both an input and an open-drain output. a pullup resistor, typically 4.7k ? , is required on sda. the MAX6965 scl line operates only as an input. a pullup resistor, typically 4.7k ? , is required on scl if there are multiple masters on the 2- wire interface, or if the master in a single-master system has an open-drain scl output. each transmission consists of a start condition (figure 3) sent by a master, followed by the MAX6965 7-bit slave address plus r/ w bit, a register address byte, one or more data bytes, and finally a stop condi- tion (figure 3). start and stop conditions both scl and sda remain high when the interface is not busy. a master signals the beginning of a transmis- sion with a start (s) condition by transitioning sda from high to low while scl is high. when the master has finished communicating with the slave, it issues a stop (p) condition by transitioning sda from low to high while scl is high. the bus is then free for another transmission (figure 3). bit transfer one data bit is transferred during each clock pulse. the data on sda must remain stable while scl is high (figure 4). acknowledge the acknowledge bit is a clocked 9th bit that the recipi- ent uses to handshake receipt of each byte of data (figure 5). thus, each byte transferred effectively requires 9 bits. the master generates the 9th clock pulse, and the recipient pulls down sda during the acknowledge clock pulse so the sda line is stable low MAX6965 9-output led driver with intensity control _______________________________________________________________________________________ 7 figure 3. start and stop conditions sda scl start condition stop condition sp figure 4. bit transfer sda scl data line stable; data valid change of data allowed figure 5. acknowledge scl sda by transmitter clock pulse for acknowledge start condition sda by receiver 12 89 s figure 6. slave address sda scl 1 msb lsb ack 00 a6 0 0 a2 r/w
MAX6965 during the high period of the clock pulse. when the master is transmitting to the MAX6965, the device gen- erates the acknowledge bit because the MAX6965 is the recipient. when the MAX6965 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. slave address the MAX6965 has a 7-bit long slave address (figure 6). the eighth bit following the 7-bit slave address is the r/ w bit. the r/ w bit is low for a write command, high for a read command. the second (a5), third (a4), fourth (a3), sixth (a1), and last (a0) bits of the MAX6965 slave address are always 1, 0, 0, 0, and 0. slave address bits a6 and a2 are selected by the address input ad0. ad0 can be con- nected to gnd, v+, sda, or scl. the MAX6965 has four possible slave addresses (table 1), and therefore a maximum of four MAX6965 devices can be controlled independently from the same interface. message format for writing the MAX6965 a write to the MAX6965 comprises the transmission of the MAX6965 s slave address with the r/ w bit set to zero, followed by at least 1 byte of information. the first byte of information is the command byte. the command byte determines which register of the MAX6965 is to be written to by the next byte, if received (table 2). if a stop condition is detected after the command byte is received, then the MAX6965 takes no further action beyond storing the command byte. any bytes received after the command byte are data bytes. the first data byte goes into the internal register of the MAX6965 selected by the command byte (figure 8). if multiple data bytes are transmitted before a stop con- dition is detected, these bytes are generally stored in subsequent MAX6965 internal registers because the command byte address autoincrements (table 2). a diagram of a write to the output ports registers (blink phase 0 register or blink phase 1 register) is given in figure 10. 9-output led driver with intensity control 8 _______________________________________________________________________________________ table 1. MAX6965 i 2 c slave address map device address pin ad0 a6 a5 a4 a3 a2 a1 a0 scl1100000 sda1100100 gnd0100000 v+0100100 table 2. register address map register address code (hex) autoincrement address blink phase 0 outputs 0x01 0x01 (no change) user ram 0x03 0x03 (no change) blink phase 1 outputs 0x09 0x09 (no change) master, o8 intensity 0x0e 0x0e (no change) configuration 0x0f 0x0f (no change) outputs intensity o1, o0 0x10 0x11 outputs intensity o3, o2 0x11 0x12 outputs intensity o5, o4 0x12 0x13 outputs intensity o7, o6 0x13 0x10
message format for reading the MAX6965 is read using the MAX6965 s internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. the pointer autoincrements after each data byte is read using the same rules as for a write (table 2). thus, a read is initiated by first configur- ing the MAX6965 s command byte by performing a write (figure 7). the master can now read n consecu- tive bytes from the MAX6965 with the first data byte being read from the register addressed by the initial- ized command byte. when performing read-after-write verification, remember to reset the command byte s address because the stored command byte address has been autoincremented after the write (table 2). MAX6965 9-output led driver with intensity control _______________________________________________________________________________________ 9 figure 8. command and single data byte received saaap 0 slave address command byte data byte 1 byte autoincrement memory address d15 d14 d13 d12 d11 d10 d9 d8 d1 d0 d3 d2 d5 d4 d7 d6 acknowledge from max 6965 acknowledge from max 6965 acknowledge from max 6965 how command byte and data byte map into max 6965 's registers r/w figure 9. n data bytes received saaap 0 slave address command byte data byte n bytes d15 d14 d13 d12 d11 d10 d9 d8 d1 d0 d3 d2 d5 d4 d7 d6 acknowledge from MAX6965 acknowledge from MAX6965 acknowledge from MAX6965 how command byte and data byte map into MAX6965's registers r/w autoincrement memory address figure 7. command byte received saa p 0 slave address command byte acknowledge from MAX6965 d15 d14 d13 d12 d11 d10 d9 d8 command byte is stored on receipt of stop condition acknowledge from MAX6965 r/w figure 10. write timing diagram slave address 123456789 sa6a5a4a3a2a1a00a0 000000 command byte 1a a ap start condition acknowledge from slave acknowledge from slave acknowledge from slave stop condition o7?0 data1 valid data2 valid t dv t dv scl sda write to output ports registers (blink phase 0 registers/blink phase 1 registers) r/w msb lsb data1 msb lsb data2
MAX6965 9-output led driver with intensity control 10 ______________________________________________________________________________________ operation with multiple masters if the MAX6965 is operated on a 2-wire interface with multiple masters, a master reading the MAX6965 should use a repeated start between the write, which sets the MAX6965 s address pointer, and the read(s) that takes the data from the location(s) (table 2). this is because it is possible for master 2 to take over the bus after master 1 has set up the MAX6965 s address pointer but before master 1 has read the data. if master 2 subsequently changes the MAX6965 s address pointer, then master 1 s delayed read can be from an unexpected location. command address autoincrementing the command address stored in the MAX6965 circu- lates around grouped register functions after each data byte is written or read (table 2). device reset the reset input rst is an active-low input. when taken low, rst clears any transaction to or from the MAX6965 on the serial interface and configures the internal regis- ters to the same state as a power-up reset (table 3). the MAX6965 then waits for a start condition on the serial interface. detailed description initial power-up on power-up, and whenever the rst input is pulled low, all control registers are reset and the MAX6965 enters standby mode (table 3). power-up status makes all outputs logic high (high impedance if external pullup resistors are not fitted) and disables both the pwm oscillator and blink functionality. the rst input can be used as a hardware shutdown input, which effectively turns off any led (or other) loads and puts the device into its lowest power condition. configuration register the configuration register is used to configure the pwm intensity mode and blink behavior, operate the o8 out- put, and read back the blink input logic level (table 4). blink mode in blink mode, the outputs can be flipped between using either the blink phase 0 register or the blink phase 1 register. flip control is both hardware (the blink input) and software control (the blink flip flag b in the configuration register) (table 4). the blink function can be used for led effects by pro- gramming different display patterns in the two sets of output port registers, and using the software or hard- ware controls to flip between the patterns. if the blink phase 1 register is written with 0xff, then the blink input can be used as a hardware disable to, for example, instantly turn off an led pattern pro- grammed into the blink phase 0 register. this tech- nique can be further extended by driving the blink input with a pwm signal to modulate the led current to provide fading effects. the blink mode is enabled by setting the blink enable flag e in the configuration register (table 4). when blink mode is enabled, the state of the blink flip flag and blink input are exor ed to set the phase, and the out- puts are set by either the blink phase 0 registers or the blink phase 1 registers (figure 11, table 5). the blink mode is disabled by clearing the blink enable flag e in the configuration register (table 4). when blink mode is disabled, the state of the blink flip flag is ignored, and the blink phase 0 registers alone control the outputs. the logic status of blink is made available as the read- only blink status flag blink in the configuration register (table 4). this flag allows blink to be used as an extra general-purpose input (gpi) in applications not using the blink function. when blink is going to be used as a gpi, blink mode should be disabled by clearing the blink enable flag e in the configuration register (table 4). blink phase register when the blink function is disabled, the blink phase 0 register sets the logic levels of the eight outputs (o0 through o7) (table 6). a duplicate register called the blink phase 1 register is also used if the blink func- tion is enabled (table 7). a logic high sets the appro- priate output high impedance, while a logic low makes the port go low. reading a blink phase register reads the value stored in the register, not the actual port condition. the port output itself may or may not be at a valid logic level, depending on the external load connected. the 9th output, o8, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other eight output ports.
MAX6965 9-output led driver with intensity control ______________________________________________________________________________________ 11 table 3. power-up configuration register data register function power-up condition address code (hex) d7 d6 d5 d4 d3 d2 d1 d0 blink phase 0 outputs high-impedance outputs 0x01 1 1 1 1 1 1 1 1 user ram 0xff 0x03 1 1 1 1 1 1 1 1 blink phase 1 outputs high-impedance outputs 0x09 1 1 1 1 1 1 1 1 master, o8 intensity pwm oscillator is disabled; o8 is static logic output 0x0e 0 0 0 0 1 1 1 1 configuration o8 is high-impedance output; blink is disabled; global intensity is enabled 0x0f 0 x 1 1 0 1 0 0 outputs intensity o1, o0 o1, o0 are static logic outputs 0x10 1 1 1 1 1 1 1 1 outputs intensity o3, o2 o3, o2 are static logic outputs 0x11 1 1 1 1 1 1 1 1 outputs intensity o5, o4 o5, o4 are static logic outputs 0x12 1 1 1 1 1 1 1 1 outputs intensity o7, o6 o7, o6 are static logic outputs 0x13 1 1 1 1 1 1 1 1 table 4. configuration register register data register address code (hex) d7 d6 d5 d4 d3 d2 d1 d0 configuration r/ w blink status output o8 global intensity blink flip blink enable write device configuration 0 xx read-back device configuration 1 0 blink o1 o0 0 gbe disable blink xxxxxxx 0 enable blink ? xxxxxxx 1 ? xxxxxx 01 flip blink register (see text) ? xxxxxx 11 disable global intensity control intensity is set by registers 0x10 0x13 for ports o0 through o7 when configured as outputs, and by d3 d0 of register 0x0e for output o8 ? xxxxx 0 xx enable global intensity control intensity for all ports configured as outputs is set by d3 d0 of register 0x0e ? 0x0f xxxxx 1 xx x = don? care. x = don? care.
MAX6965 9-output led driver with intensity control 12 ______________________________________________________________________________________ table 4. configuration register (continued) register data register address code (hex) d7 d6 d5 d4 d3 d2 d1 d0 configuration r/ w blink status output o8 global intensity blink flip blink enable write device configuration 0 xx read-back device configuration 1 0 blink o1 o0 0 gbe o8 output is low (blink is disabled) xxx 00 xx 0 o8 output is high impedance (blink is disabled) ? xxx 10 xx 0 o 8 outp ut i s l ow d ur i ng b l i nk p hase 0 ? 0x0f xxx 00 xx 1 o8 output is high impedance during blink phase 0 ? xxx 10 xx 1 o 8 outp ut i s l ow d ur i ng b l i nk p hase 1 ? xx 0 x 0 xx 1 o8 output is high impedance during blink phase 1 ? xx 1 x 0 xx 1 read-back blink input pin status; input is low 1 x 0 xxxxxx read-back blink input pin status; input is high 1 x 1 xxxxxx table 5. blink controls blink enable flag e blink flip flag b blink input pin blink flip flag exor blink input pin blink function output registers used 0 x x x disabled blink phase 0 0 0 0 blink phase 0 0 1 1 blink phase 1 1 0 1 blink phase 1 1 11 0 enabled blink phase 0 x = don? care. x = don? care.
MAX6965 9-output led driver with intensity control ______________________________________________________________________________________ 13 table 6. blink phase 0 register register data register r/ w address code (hex) d7 d6 d5 d4 d3 d2 d1 d0 write outputs phase 0 0 read-back outputs phase 0 1 0x01 op7 op6 op5 op4 op3 op2 op1 op0 table 7. blink phase 1 register register data register r/ w address code (hex) d7 d6 d5 d4 d3 d2 d1 d0 write outputs phase 1 0 read-back outputs phase 1 1 0x09 op7 op6 op5 op4 op3 op2 op1 op0 table 8. pwm application scenarios application recommended configuration all outputs static without pwm set the master, o8 intensity register 0x0e to any value from 0x00 to 0x0f. the global intensity g bit in the configuration register is don't care. the output intensity registers 0x10 through 0x13 are don't care. a mix of static and pwm outputs, with pwm outputs using different pwm settings set the master, o8 intensity register 0x0e to any value from 0x10 to 0xff. clear global intensity g bit to 0 in the configuration register to disable global intensity control. for the static outputs, set the output intensity value to 0xf. for the pwm outputs, set the output intensity value in the range 0x0 to 0xe. a mix of static and pwm outputs, with pwm outputs all using the same pwm setting as above. global intensity control cannot be used with a mix of static and pwm outputs, so write the individual intensity registers with the same pwm value. all outputs pwm using the same pwm setting set the master, o8 intensity register 0x0e to any value from 0x10 to 0xff. set global intensity g bit to 1 in the configuration register to enable global intensity control. the master, o8 intensity register 0x0e is the only intensity register used. the output intensity registers 0x10 through 0x13 are don't care.
MAX6965 9-output led driver with intensity control 14 ______________________________________________________________________________________ pwm intensity control the MAX6965 includes an internal oscillator, nominally 32khz, to generate pwm timing for led intensity control or other applications such as pwm trim dacs. pwm can be disabled entirely for all the outputs. in this case, all outputs are static and the MAX6965 operating current is lowest because the internal pwm oscillator is turned off. the MAX6965 can be configured to provide any combi- nation of pwm outputs and glitch-free logic outputs. each pwm output has an individual 4-bit intensity con- trol (table 12). when all outputs are to be used with the same pwm setting, the outputs can be controlled together instead of using the global intensity control (table 11). table 8 shows how to set up the MAX6965 to suit a particular application. pwm timing the pwm control uses a 240-step pwm period, divided into 15 master intensity timeslots. each master intensity timeslot is divided further into 16 pwm cycles (figure 12). the master intensity operates as a gate, allowing the indi- vidual output settings to be enabled from 1 to 15 timeslots per pwm period (figures 13, 14, and 15) (table 11). each output s individual 4-bit intensity control only operates during the number of timeslots gated by the master intensity. the individual controls provide 16 intensity settings from 1/16 through 16/16 (table 12). figures 16, 17, and 18 show examples of individual intensity control settings. the highest value an individ- ual or global setting can be set to is 16/16. this setting forces the output to ignore the master control, and fol- low the logic level set by the appropriate blink phase register bit. the output becomes a glitch-free static out- put with no pwm. using pwm intensity controls with blink disabled when blink is disabled (table 5), the blink phase 0 regis- ter specifies each output s logic level during the pwm on- time (table 6). the effect of setting an output s blink phase 0 register bit to 0 or 1 is shown in table 9. with its output bit set to zero, an led can be controlled with 16 intensity settings from 1/16th duty through fully on, but cannot be turned fully off using the pwm intensity control. with its output bit set to 1, an led can be controlled with 16 intensity settings from fully off through 15/16th duty. using pwm intensity controls with blink enabled when blink is enabled (table 5), the blink phase 0 regis- ter and blink phase 1 register specify each output s logic level during the pwm on-time during the respective blink phases (tables 6 and 7). the effect of setting an output s blink phase register bit to 0 or 1 is shown in table 10. leds can be flipped between either directly on and off, or between a variety of high/low pwm intensities. figure 12. pwm timing one pwm period is 240 cycles of the 32khz pwm oscillator. a pwm period contains 15 master intensity timeslots 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 14 15 1 2 each master intensity timeslot contains 16 pwm cycles 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 15 16 12 figure 11. blink logic blink enable flag e blink flip flag b blink input blink phase registers
MAX6965 9-output led driver with intensity control ______________________________________________________________________________________ 15 global/o8 intensity control the 4 bits used for output o8 s pwm individual intensity setting also double as the global intensity control (table 11). global intensity simplifies the pwm settings when the application requires them all to be the same, such as for backlight applications, by replacing the nine individual settings with one setting. global intensi- ty is enabled with the global intensity flag g in the con- figuration register (table 4). when global pwm control is used, the 4 bits of master intensity and 4 bits of o8 intensity effectively combine to provide an 8-bit, 240- step intensity control applying to all outputs. it is not possible to apply global pwm control to a sub- set of the ports, and use the others as logic outputs. to mix static logic outputs and pwm outputs, individual pwm control must be selected (table 8). applications information output level translation the open-drain output architecture allows the ports to level translate the outputs to higher or lower voltages than the MAX6965 supply. an external pullup resistor can be used on any output to convert the high-imped- ance logic-high condition to a positive voltage level. the resistor can be connected to any voltage up to 7v. for interfacing cmos inputs, a pullup resistor value of 220k ? is a good starting point. use a lower resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load. driving led loads when driving leds, a resistor in series with the led must be used to limit the led current to no more than 50ma. choose the resistor value according to the fol- lowing formula: r led = (v supply - v led - v ol ) / i led where: r led is the resistance of the resistor in series with the led ( ? ). v supply is the supply voltage used to drive the led (v). v led is the forward voltage of the led (v). v ol is the output low voltage of the max6964 when sinking i led (v). i led is the desired operating current of the led (a). for example, to operate a 2.2v red led at 14ma from a 5v supply, r led = (5 - 2.2 - 0.25) / 0.014 = 182 ? . figure 15. master set to 15/15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 14 15 2 1 . . figure 14. master set to 14/15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 14 15 2 1 . . figure 13. master set to 1/15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 14 15 2 1 . figure 17. individual (or global) set to 15/16 master intensity timeslot 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 next master intensity timeslot 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 figure 16. individual (or global) set to 1/16 master intensity timeslot 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 next master intensity timeslot 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 figure 18. individual (or global) set to 16/16 master intensity timeslot control is ignored 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
driving load currents higher than 50ma the MAX6965 can be used to drive loads drawing more than 50ma, like relays and high-current white leds, by paralleling outputs. use at least one output per 50ma of load current; for example, a 6v 330mw relay draws 55ma and needs two paralleled outputs to drive it. ensure that the paralleled outputs chosen are controlled by the same blink phase register, i.e., select outputs from the o0 through o7 range. this way, the paralleled outputs are turned on and off together. do not use output o8 as part of a load-sharing design. o8 cannot be switched at the same time as any of the other outputs because it is controlled by a different register. the MAX6965 must be protected from the negative voltage transient generated when switching off induc- tive loads, such as relays, by connecting a reverse- biased diode across the inductive load (figure 19). the peak current through the diode is the inductive load s operating current. power-supply considerations the MAX6965 operates with a power-supply voltage of 2v to 3.6v. bypass the power supply to gnd with at least 0.047f as close to the device as possible. MAX6965 9-output led driver with intensity control 16 ______________________________________________________________________________________ table 9. pwm intensity settings (blink disabled) pwm duty cycle output blink phase 0 register bit = 0 pwm duty cycle output blink phase 0 register bit = 1 output (or global) intensity setting low time high time led behavior when output blink phase 0 register bit = 0 (led is on when output is low) low time high time led behavior when output blink phase 0 register bit = 1 (led is on when output is low) 0x0 1/16 15/16 lowest pwm intensity 15/16 1/16 highest pwm intensity 0x1 2/16 14/16 14/16 2/16 0x2 3/16 13/16 13/16 3/16 0x3 4/16 12/16 12/16 4/16 0x4 5/16 11/16 11/16 5/16 0x5 6/16 10/16 10/16 6/16 0x6 7/16 9/16 9/16 7/16 0x7 8/16 8/16 8/16 8/16 0x8 9/16 7/16 7/16 9/16 0x9 10/16 6/16 6/16 10/16 0xa 11/16 5/16 5/16 11/16 0xb 12/16 4/16 4/16 12/16 0xc 13/16 3/16 3/16 13/16 0xd 14/16 2/16 increasing pwm intensity 2/16 14/16 increasing pwm intensity 0xe 15/16 1/16 highest pwm intensity 1/16 15/16 lowest pwm intensity 0xf static low static low full intensity, no pwm (led on continuously) static high impedance static high impedance led off continuously figure 19. diode-protected switching inductive load MAX6965 o8 o0 o1 o2 o3 o4 o5 o6 o7 v+ 2v to 3.6v c sda scl blink sda i/o ad0 scl i/o gnd 0.047 f rst bas16 7v
MAX6965 9-output led driver with intensity control ______________________________________________________________________________________ 17 table 10. pwm intensity settings (blink enabled) examples of led blink behavior (led is on when output is low) pwm duty cycle output blink phase x register bit = 0 pwm duty cycle output blink phase x register bit = 1 output (or global) intensity setting low time high time low time high time b l i n k ph a se 0 r eg ist er b it = 0 b l i n k ph a se 1 r eg ist er b it = 1 b l i n k ph a se 0 r eg ist er b it = 1 b l i n k ph a se 1 r eg ist er b it = 0 0x0 1/16 15/16 15/16 1/16 0x1 2/16 14/16 14/16 2/16 0x2 3/16 13/16 13/16 3/16 0x3 4/16 12/16 12/16 4/16 0x4 5/16 11/16 11/16 5/16 0x5 6/16 10/16 10/16 6/16 0x6 7/16 9/16 9/16 7/16 p hase 0: le d on at l ow i ntensi ty p hase 1: le d on at hi g h i ntensi ty p hase 0: le d on at hi g h i ntensi ty p hase 1: le d on at l ow i ntensi ty 0x7 8/16 8/16 8/16 8/16 output is half intensity during both blink phases 0x8 9/16 7/16 7/16 9/16 0x9 10/16 6/16 6/16 10/16 0xa 11/16 5/16 5/16 11/16 0xb 12/16 4/16 4/16 12/16 0xc 13/16 3/16 3/16 13/16 0xd 14/16 2/16 2/16 14/16 0xe 15/16 1/16 1/16 15/16 p hase 0: le d on at hi g h i ntensi ty p hase 1: le d on at l ow i ntensi ty p hase 0: le d on at l ow i ntensi ty p hase 1: le d on at hi g h i ntensi ty 0xf static low static low static high impedance static high impedance phase 0: led on continuously phase 1: led off continuously phase 0: led off continuously phase 1: led on continuously
MAX6965 9-output led driver with intensity control 18 ______________________________________________________________________________________ table 11. master, o8 intensity register register data register address code (hex) d7 d6 d5 d4 d3 d2 d1 d0 msb lsb msb lsb master and global intensity r/ w master intensity o8 intensity write master and global intensity 0 read-back master and global intensity 1 m3 m2 m1 m0 g3 g2 g1 g0 master intensity duty cycle is 0/15 (off); internal oscillator is disabled; all outputs will be static with no pwm 0000 master intensity duty cycle is 1/15 0001 master intensity duty cycle is 2/15 0010 master intensity duty cycle is 3/15 0011 master intensity duty cycle is 13/15 1101 master intensity duty cycle is 14/15 1110 master intensity duty cycle is 15/15 (full) 1111 o8 intensity duty cycle is 1/16 0000 o8 intensity duty cycle is 2/16 0001 o8 intensity duty cycle is 3/16 0010 o8 intensity duty cycle is 14/16 1101 o8 intensity duty cycle is 15/16 1110 o8 intensity duty cycle is 16/16 (static output, no pwm) 0x0e 1111
MAX6965 9-output led driver with intensity control ______________________________________________________________________________________ 19 table 12. output intensity registers register data register address code (hex) d7 d6 d5 d4 d3 d2 d1 d0 msb lsb msb lsb outputs o1, o0 intensity r/ w write output o1, o0 intensity 0 read-back output o1, o0 intensity 1 o1i3 o1i2 o1i1 o1i0 o0i3 o0i2 o0i1 o0i0 output o1 intensity duty cycle is 1/16 0000 output o1 intensity duty cycle is 2/16 ? 0001 output o1 intensity duty cycle is 3/16 ? 0010 output o1 intensity duty cycle is 14/16 ? 1101 output o1 intensity duty cycle is 15/16 ? 1110 output o1 intensity duty cycle is 16/16 (static logic level, no pwm) ? 1111 output o0 intensity duty cycle is 1/16 ? ???? 0000 output o0 intensity duty cycle is 2/16 ? ???? 0001 output o0 intensity duty cycle is 3/16 ? ???? 0010 output o0 intensity duty cycle is 14/16 ? ???? 1101 output o0 intensity duty cycle is 15/16 ? ???? 1110 output o0 intensity duty cycle is 16/16 (static logic level, no pwm) ? 0x10 1111 msb lsb msb lsb outputs o3, o2 intensity output o3 intensity output o2 intensity write output o3, o2 intensity 0 read-back output o3, o2 intensity 1 0x11 o3i3 o3i2 o3i1 o3i0 o2i3 o2i2 o2i1 o2i0 msb lsb msb lsb outputs o5, o4 intensity output o5 intensity output o4 intensity write output o5, o4 intensity 0 read-back output o5, o4 intensity 1 0x12 o5i3 o5i2 o5i1 o5i0 o4i3 o4i2 o4i1 o4i0 msb lsb msb lsb outputs o7, o6 intensity output o7 intensity output o6 intensity write output o7, o6 intensity 0 read-back output o7, o6 intensity 1 0x13 o7i3 o7i2 o7i1 o7i0 o6i3 o6i2 o6i1 o6i0 output o8 intensity see master, o8 intensity register (table 11).
MAX6965 9-output led driver with intensity control 20 ______________________________________________________________________________________ 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 v+ sda scl 08 o0 ado rst top view 07 06 05 04 gnd o3 o2 o1 qsop MAX6965aee blink pin configurations (continued) chip information transistor count: 17,611 process: bicmos
MAX6965 9-output led driver with intensity control ______________________________________________________________________________________ 21 qsop.eps e 1 1 21-0055 package outline, qsop .150", .025" lead pitch package information (the package drawing(s) in this data sheet may not reflect the most current specifications. for the latest package outline info rmation, go to www.maxim-ic.com/packages .)
MAX6965 9-output led driver with intensity control 22 ______________________________________________________________________________________ 12x16l qfn thin.eps package outline 12 & 16l, qfn thin, 3x3x0.8 mm 2 1 21-0136 c rev. document control no. approval proprietary information title: 0.10 c 0.08 c 0.10 m c a b d d/2 e/2 e a1 a2 a e2 e2/2 l k e (nd - 1) x e (ne - 1) x e d2 d2/2 b l e l c l e c l l c l c - a - - b - package information (continued) (the package drawing(s) in this data sheet may not reflect the most current specifications. for the latest package outline info rmation, go to www.maxim-ic.com/packages .)
MAX6965 9-output led driver with intensity control maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ____________________ 23 ? 2003 maxim integrated products printed usa is a registered trademark of maxim integrated products. package information (continued) (the package drawing(s) in this data sheet may not reflect the most current specifications. for the latest package outline info rmation, go to www.maxim-ic.com/packages .) 1. dimensioning & tolerancing conform to asme y14.5m-1994. exposed pad variations document control no. 21-0136 package outline 12 & 16l, qfn thin, 3x3x0.8 mm proprietary information approval title: c rev. 2 2 2. all dimensions are in millimeters. angles are in degrees. 3. n is the total number of terminals. 4. the terminal #1 identifier and terminal numbering convention shall conform to jesd 95-1 spp-012. details of terminal #1 identifier are optional, but must be located within the zone indicated. the terminal #1 identifier may be either a mold or marked feature. 5. dimension b applies to metallized terminal and is measured between 0.20 mm and 0.25 mm from terminal tip. 6. nd and ne refer to the number of terminals on each d and e side respectively. 7. depopulation is possible in a symmetrical fashion. 8. coplanarity applies to the exposed heat sink slug as well as the terminals. 9. drawing conforms to jedec mo220 revision c. notes:

▲Up To Search▲

Price & Availability of MAX6965

	To Download MAX6965 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .